assura

Here is 1 public repository matching this topic...

Rakesh-2306 / Design-and-analysis-of-Low-power-hybrid-full-adder-for-array-multiplier-in-90nm-technology

Designed and implemented a low-power hybrid full adder and 4-bit/8-bit array multipliers in GPDK 90nm CMOS using Cadence Virtuoso, including schematic design, full-custom layout, DRC/LVS verification, PEX, and post-layout performance analysis.

cadence-virtuoso low-power full-adder low-power-comsumption assura array-multiplier post-layout-simulation design-rule-check low-power-design transmission-gate-logic full-custom-layout layout-vs-schematic gpdk90nm

Updated Oct 21, 2025

Improve this page

Add a description, image, and links to the assura topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the assura topic, visit your repo's landing page and select "manage topics."

Learn more