Layout-vs-schematic: SPICE netlist comparison with clear divergence diagnostics.
-
Updated
Aug 11, 2026 - Rust
Layout-vs-schematic: SPICE netlist comparison with clear divergence diagnostics.
Hands-on Analog Layout Internship/Training at Semionics using Cadence Virtuoso and GlobalFoundries 40nm, covering custom analog, mixed-signal, and CMOS circuit layout.
Designed and implemented a low-power hybrid full adder and 4-bit/8-bit array multipliers in GPDK 90nm CMOS using Cadence Virtuoso, including schematic design, full-custom layout, DRC/LVS verification, PEX, and post-layout performance analysis.
Designed and implemented a performance-balanced noise-canceling LNA in SCL 180nm CMOS using Cadence Virtuoso, covering CG-CS, Cascode, and Folded-Cascode architectures, RF analysis, full-custom layout, DRC/LVS, PEX, and a custom spiral inductor.
Add a description, image, and links to the layout-vs-schematic topic page so that developers can more easily learn about it.
To associate your repository with the layout-vs-schematic topic, visit your repo's landing page and select "manage topics."